ESD protection for output buffers

Details ESD protection for output buffers ESD protection for output buffers

1990-06-19

1991-02-05

Miller, Stanley D.

Electrical transmission or interconnection systems

Nonlinear reactor systems

Parametrons

3072965, 307443, 307542, 307451, 3073032, 357 2313, 361 58, 361 91, H03K 19003, H03K 19007, H03K 19094, H03K 1708

Patent

active

049908022

ABSTRACT:
An integrated circuit obtains improved protection of output buffers against damage from electrostatic discharge (ESD). Each output buffer is connected to its bondpad by means of a resistor, and protective clamping diodes are disposed around the periphery of the bondpad. It has been found that a suitably sized resistor allows the protective diodes to discharge an ESD event before damage to the buffer occurs, by reducing current flow through the buffer, without significantly limiting performance.

REFERENCES:
patent: 3655996 (1972-04-01), Takahashi
patent: 4066918 (1978-01-01), Heuner et al.
patent: 4209713 (1980-06-01), Satou et al.
patent: 4514646 (1985-04-01), Ando et al.
patent: 4692781 (1987-09-01), Rountree et al.
patent: 4698529 (1987-10-01), Asami
patent: 4704547 (1987-11-01), Kirsch
patent: 4734752 (1988-03-01), Liu et al.
patent: 4736271 (1988-04-01), Mack et al.
patent: 4775912 (1988-10-01), Menniti et al.
patent: 4825102 (1989-04-01), Iwasawa et al.
patent: 4825107 (1989-04-01), Naganuma et al.
patent: 4829350 (1989-05-01), Miller
Dingwall, "Improved COS/MOS Inverter Circuit for Reducing Burn-Out and Latch-Up", RCA Tech. Notes, TN No. 1230, 7/25/79.
IEEE/IRPS, 1986, "ESD Protection Reliability luM CMOS Technologies", by C. Duvvury, R. A. McPhee, D. A. Baglee, and R. N. Rountree, pp. 199-205.
IEEE/IRPS, 1987, "ESD Phenomena and Protection Issues in CMOS Output Buffers", by C. Duvvury, R. N. Rountree, Y. Fong, and R. A. McPhee, pp. 174-180.
IEEE/IRPS, 1987, "A Circular Output Protection Device Using Bipolar Action", by Masaki Momodomi, Mitsugi Ogura, and Eiji Kozuka, pp. 169-173.
IEEE Industry Applications Society Annual Meeting-Part II, 1987, "ESD Protection: Design and Layout Issues for VLSI Circuits", C. Duvvury, R. N. Rountree, and R. A. McPhee, pp. 1668-1673.

Affiliated with

Also associated with

Rating

ESD protection for output buffers does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with ESD protection for output buffers, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and ESD protection for output buffers will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-11999