ESD protection circuits for mixed-voltage buffers

Details ESD protection circuits for mixed-voltage buffers ESD protection circuits for mixed-voltage buffers

2007-12-04

2007-12-04

Leja, Ronald W. (Department: 2836)

Electricity: electrical systems and devices

Safety and protection of systems and devices

Load shunting by fault responsive means

Reexamination Certificate

active

10428047

ABSTRACT:
An ESD protection circuit that protects a mixed-voltage input/output (I/O) buffer circuit in an integrated circuit is provided. The ESD protection circuit includes an ESD discharging circuit coupled to the I/O pad and ESD detection circuit coupled to the discharging circuit providing a means for detecting an ESD and triggering the discharging circuit to conduct the ESD to ground. The ESD discharging circuit comprises stacked NMOS transistors or a field oxide device (FOD). The protection circuit can also be used in an ESD protection circuit for a high-voltage-tolerant input pad or to protect multiple input pads and/or multiple I/O pads in an integrated circuit.

REFERENCES:
patent: 5255146 (1993-10-01), Miller
patent: 5631793 (1997-05-01), Ker et al.
patent: 5744842 (1998-04-01), Ker
patent: 5910874 (1999-06-01), Iniewski et al.
patent: 5932918 (1999-08-01), Krakauer
patent: 5959820 (1999-09-01), Ker et al.
patent: 6249410 (2001-06-01), Ker et al.
patent: 6392860 (2002-05-01), Lin et al.
patent: 6576958 (2003-06-01), Ker et al.
patent: 6631060 (2003-10-01), Su et al.
patent: 2003/0076645 (2003-04-01), Ker et al.
T. Furukawa et al., “Accelerated gate-oxide breakdown in mixed-voltage I/O circuits,” in Proc. of IEEE Int. Reliability Physics Symp., 1997, pp. 169-173.
E. Takeda and N. Suzuki, “An empirical model for device degradation due to hot-carrier injection,” IEEE Electron Device Letters, vol. 4, 1983, pp. 111-113.
Ming Dou Ker et al., “ESD protection design for mixed-voltage I/O buffer by using stacked-NMOS triggered SCR device,” in Proc. of EOS/ESD Symp, 2001, pp. 32-43.
Warren R. Anderson et al., “ESD protection for mixed-voltage I/O using NMOS transistors stacked in a cascode configuration”, in Proc. of EOS/ESD Symp., 1998, pp. 54-62.
Ming-Dou Ker et al., “Novel input ESD protection circuit with substrate-triggering technique in a 0.25 μm shallow-trench-isolation CMOS technology”, in Proc. of IEEE Int. Symp. on Circuits and Systems, 1998, vol. 2, pp. 212-215.
Ming-Dou Ker et al., “ESD protection design in a 0.18-μm salicide CMOS technology by using substrate-triggered technique”, in Proc. of IEEE Int. Symp. on Circuits and Systems, 2001, vol. 4, pp. 754-757.

Affiliated with

Also associated with

Rating

ESD protection circuits for mixed-voltage buffers does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with ESD protection circuits for mixed-voltage buffers, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and ESD protection circuits for mixed-voltage buffers will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3890733