ESD protection circuits and related techniques

Details ESD protection circuits and related techniques ESD protection circuits and related techniques

2006-07-06

2008-11-04

Jackson, Stephen W (Department: 2836)

Electricity: electrical systems and devices

Safety and protection of systems and devices

Load shunting by fault responsive means

Reexamination Certificate

active

07446991

ABSTRACT:
An electro-static discharge, ESD, protection circuit is disclosed. While protecting an ESD event between a given pad and a ground pad, the ESD protection circuit triggers a clamp for ESD protection according to a voltage difference between the given pad and a power pad. Generally, chips already have capacitance between the power pads and the ground pads, such as capacitance contributed by decoupling capacitors for power regulation. Therefore, when the ESD event happens between the given pad and the ground pad, voltage of the power pad holds to make a voltage difference enough for triggering the clamp. Accordingly, the ESD protection circuit can reduce layout area by taking advantage of the original capacitance of chips.

REFERENCES:
patent: 5892262 (1999-04-01), Wu et al.
patent: 6385021 (2002-05-01), Takeda et al.
patent: 6650165 (2003-11-01), Mallikarjunaswamy

Affiliated with

Also associated with

Rating

ESD protection circuits and related techniques does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with ESD protection circuits and related techniques, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and ESD protection circuits and related techniques will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4023024