Miscellaneous active electrical nonlinear devices – circuits – and – Signal converting – shaping – or generating – Amplitude control
Reexamination Certificate
1999-04-30
2003-07-29
Smith, Matthew (Department: 2825)
Miscellaneous active electrical nonlinear devices, circuits, and
Signal converting, shaping, or generating
Amplitude control
C327S313000
Reexamination Certificate
active
06600356
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
This invention relates generally to ESD protection circuits, and more particularly, to ESD protection circuits having a controlled breakdown voltage.
2. Description of the Related Art
Integrated circuits utilize protection circuits to prevent damage from excessive voltage caused by electrostatic discharge (ESD) or power supply overvoltage events. Prior art protection circuits typically utilize reverse-biased diodes acting as avalanche breakdown “clamps” as shown in
FIG. 1
to limit the voltage between the power supply terminals of an integrated circuit (IC). However, a problem with using a reverse-biased diode as a clamp is that the breakdown voltage of the diode can vary widely depending on the IC fabrication process and the design approach used to build the junction. Under some process conditions, the diode voltage under ESD conditions can approach 50-70 volts, which is much too high to protect the IC.
Another approach to providing ESD protection involves the use of an avalanche transistor with a floating base terminal as shown in FIG.
2
. This circuit relies on the BV
CEO
of the avalanche transistor which, for a large NPN transistor fabricated using a contemporary RF processes, is typically about 7 volts. When used in this configuration, any leakage current across the base-collector junction, as well as any current driven into the base from the base-emitter junction, is multiplied by impact-ionization in the high-field region in the reverse-biased base-collector junction's depletion region. The fact that none of the current in the base is siphoned off through the base terminal, but instead is subject to &bgr;-multiplication in the base-emitter junction, serves to reduce the BV
CBO
, which is typically about 15-17 volts, down to a BV
CEO
of about 7 volts.
Although the avalanche transistor of
FIG. 2
typically provides a lower avalanche breakdown voltage than a reverse-biased diode, the BV
CEO
is a strong function of process-related parameters such as I
S
, &bgr;
F
, temperature, hot electron effects, doping profiles, etc., which make it highly variable. Thus, the transistor in a modem IC process can break down during normal operation if a power supply transient occurs, especially if the circuit is used with a 5.5 volt supply.
SUMMARY OF THE INVENTION
In one embodiment of the present invention, an ESD protection circuit utilizes a base-emitter resistor to remove charge from an avalanche transistor, thereby providing a measure of control over the breakdown voltage which can be adjusted by varying the value of the base-emitter resistor.
In another embodiment of the present invention, an ESD protection circuit utilizes one or more diodes connected in series with an avalanche transistor for increasing the voltage across the protection circuit when the transistor avalanches, thereby increasing the margin between the avalanche voltage and the normal operating voltage.
In a further embodiment of the present invention, an ESD protection circuit utilizes a trigger network coupled to an avalanche transistor for driving the transistor so as to trigger avalanche when the voltage across the ESD protection circuit reaches a trigger voltage. In one embodiment, the trigger network includes a string of diodes coupled between the collector and base of the avalanche transistor. When the voltage across the trigger network reaches a predetermined value at which the diodes are forward biased to conduct a significant amount of current, the network begins supplying base current to the transistor, thereby triggering avalanche. The trigger voltage can be programmed by adjusting the number of diodes, or by adjusting the breakdown voltage of one or more reverse-biased zener diodes used in place of one or more of the normal diodes in another embodiment. A base-emitter resistor prevents false triggering by removing leakage charge from the base of the transistor. A base resistor coupled in series with the transistor limits the removal of charge under avalanche conditions, thereby causing the avalanche to be self-sustaining once initiated by the trigger network. One or more forward-biased diodes can be coupled in series with the transistor to increase the voltage across the protection circuit during avalanche.
An advantage of the present invention is that it provides improved control of the breakdown voltage of an ESD protection network.
Another advantage of the present invention is that it provides immunity from the process-dependent values of BV
CEO
and BV
CBO
of an avalanche transistor.
A further advantage of the present invention is that it provides immunity from false discharge due to leakage current.
REFERENCES:
patent: 4875130 (1989-10-01), Huard
patent: 5117123 (1992-05-01), Sendelweck
patent: 5132564 (1992-07-01), Fletcher et al.
patent: 5196981 (1993-03-01), Kuo
patent: 5276582 (1994-01-01), Merrill et al.
patent: 5594326 (1997-01-01), Gilbert
patent: 5615073 (1997-03-01), Fried et al.
patent: 5719427 (1998-02-01), Tong et al.
patent: 5719737 (1998-02-01), Maloney
patent: 5747834 (1998-05-01), Chen et al.
patent: 5774318 (1998-06-01), McClure et al.
patent: 5789785 (1998-08-01), Ravanelli et al.
patent: 5815356 (1998-09-01), Rodriguez et al.
patent: 5850094 (1998-12-01), Kato et al.
patent: 5917336 (1999-06-01), Smith et al.
patent: 6064249 (2000-05-01), Duvvury et al.
patent: 6078204 (2000-06-01), Cooper et al.
patent: 6169439 (2001-01-01), Teggatz et al.
Translinear Circuits: An Historical Overviewby Barrie Gilbert, Analog Integrated Circuits and Signal Processing, pp. 95-118 (1996).
Amerasekera and Duvvury;ESD In Silicon Integrated Circuits;John Wiley; pp. 44-47 (1995).
Amerasekera and Chatterjee; “An Investigation of BiCMOS ESD Protection Circuit Elements and Applications in Submicron Technologies”; EOS/ESD Symposium; pps. 265-276 (1992).
Chatterjee, et al; “Design and Simulation of a 4kV ESD Protection Circuit for a 0.8&mgr;m BiCMOS Process”;Tech. Dig.EIDM 1991, p. 913-916.
Duvvury, et al.; Lateral DMOS Design for ESD Robustness;Tech. Dig.IEDM 1997; p. 375-378.
Gray, Paul R. and Meyer, Robert G.,Analysis and Design of Analog Integrated Circuits;New York; John Wiley & Sons, Inc., 1977; pp. 8-10 and 19-28.
Tektronix® Instruction Manual; “Type 4S2A Dual-Trace Sampling Unit”; Section 3; Circuit Description; Beaverton, Oregon; Tektronix, Inc.; 1966.
Tektronix® Instruction Manual; “S-6 Sampling Head”; Section 3; Circuit Description; Beaverton, Oregon; Tektronix, Inc.; 1971.
Analog Devices Inc.
Marger Johnson & McCollom PC
LandOfFree
ESD protection circuit with controlled breakdown voltage does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with ESD protection circuit with controlled breakdown voltage, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and ESD protection circuit with controlled breakdown voltage will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3000821