ESD protection circuit using self-biased current trigger...

Details ESD protection circuit using self-biased current trigger... ESD protection circuit using self-biased current trigger...

2007-04-26

2010-12-07

Leja, Ronald W (Department: 2836)

Electricity: electrical systems and devices

Safety and protection of systems and devices

Load shunting by fault responsive means

Reexamination Certificate

active

07848068

ABSTRACT:
A circuit capable of providing electrostatic discharge (ESD) protection includes a first transistor including a first gate and a first source, the first gate being connected to a conductive pad, an impedance device between the first source and a first power rail capable of providing a resistor, a second transistor including a second gate and a second source, the second source being connected to the first power rail through the impedance device, and a clamp device between the first power rail and a second power rail, wherein the clamp device is capable of conducting a first portion of an ESD current and the second transistor is capable of conducting a second portion of the ESD current as the conductive pad is relatively grounded.

REFERENCES:
patent: 6462601 (2002-10-01), Chang et al.
patent: 6650165 (2003-11-01), Mallikarjunaswamy
patent: 7110228 (2006-09-01), Chang
patent: 7233467 (2007-06-01), Mergens et al.
patent: 2004/0169541 (2004-09-01), Hirata
patent: 2005/0083623 (2005-04-01), Yeh et al.
patent: 2006/0262472 (2006-11-01), Okushima
patent: 2007/0182444 (2007-08-01), Tanaka et al.
patent: 2007/0223163 (2007-09-01), Hung et al.
patent: 2008/0062597 (2008-03-01), Chen et al.
patent: 1399386 (2003-02-01), None
ESD Association Standard for the Development of an Electrostatic Discharge Control Program for Protection of Electrical and Electronic Parts, Assemblies and Equipment(Excluding Electrically Initiated Explosive Device), ANSI/ESD-S20.20/1999 (Aug. 4, 1999), pp. 1-11.
Mergens et al.,Active-Source-Pump(ASP)Technique for ESD Design Window Expansion and Ultra-thin Gate Oxide Protection in Sub-90nm Technologies, Proc. of IEEE CICC, 2004, pp. 251-254.
Office Action for Chinese Application No. 2007101492215 dated Apr. 24, 2009.

Affiliated with

Also associated with

Rating

ESD protection circuit using self-biased current trigger... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with ESD protection circuit using self-biased current trigger..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and ESD protection circuit using self-biased current trigger... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4154629