Electricity: electrical systems and devices – Safety and protection of systems and devices – Load shunting by fault responsive means
Patent
1994-08-29
1997-07-29
Gaffin, Jeffrey A.
Electricity: electrical systems and devices
Safety and protection of systems and devices
Load shunting by fault responsive means
361 91, 361111, 361118, H02H 900
Patent
active
056526890
ABSTRACT:
A circuit for protecting a bonding pad of a semiconductor device from ESD voltages is located under the pad to permit the space otherwise used for a protection circuit to be used for normal operating components. The protection circuit has a compact layout that provides maximum ability to handle an ESD current within this limited space. The semiconductor structure for the circuit has separate parts for two SCR circuits, one for each polarity of ESD current. Each SCR circuit comprises two symmetrical SCR structures.
REFERENCES:
patent: 4733285 (1988-03-01), Ishioka et al.
patent: 4803541 (1989-02-01), Kouda
patent: 4806999 (1989-02-01), Strauss
patent: 5182220 (1993-01-01), Ker et al.
Gaffin Jeffrey A.
Jackson Stephen
United Microelectronics Corporation
Wright William H.
LandOfFree
ESD protection circuit located under protected bonding pad does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with ESD protection circuit located under protected bonding pad, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and ESD protection circuit located under protected bonding pad will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-637237