Electricity: electrical systems and devices – Safety and protection of systems and devices – Load shunting by fault responsive means
Reexamination Certificate
2011-07-05
2011-07-05
Fureman, Jared J (Department: 2836)
Electricity: electrical systems and devices
Safety and protection of systems and devices
Load shunting by fault responsive means
C361S091100, C361S111000
Reexamination Certificate
active
07974053
ABSTRACT:
An ESD protection circuit for a differential I/O pair is provided. The circuit includes an ESD detection circuit, a discharge device, and four diodes. The first diode is coupled between the first I/O pin and the discharge device in a forward direction toward the discharge device. The second diode is coupled between the second I/O pin and the discharge device in a forward direction toward the second I/O pin. The third diode is coupled between the discharge device and the positive power line in a forward direction toward the positive power line. The fourth diode is coupled between the discharge device and the negative power line in a forward direction toward the discharge device. Via an output end, the ESD detection circuit triggers the discharge device during ESD events.
REFERENCES:
patent: 5862031 (1999-01-01), Wicker et al.
patent: 6385116 (2002-05-01), Wang
patent: 6507471 (2003-01-01), Colclaser et al.
patent: 6690557 (2004-02-01), Hung et al.
patent: 6693780 (2004-02-01), Spehar et al.
patent: 6731488 (2004-05-01), Voldman
patent: 6882224 (2005-04-01), Gaboury et al.
patent: 7579881 (2009-08-01), Bach
patent: 7880195 (2011-02-01), Ker et al.
patent: 2003/0076636 (2003-04-01), Ker et al.
patent: 2006/0132996 (2006-06-01), Poulton
Ker, M.-D et al., “ESD protection design on analog pin with very low input capacitance for high-frequency or current-mode applications,” Aug. 2000, pp. 1194-1199, vol. 35, No. 8, IEEE J. Solid-State Circuits.
Hsiao Yuan-Wen
Jiang Hsin-Chin
Ker Ming-Dou
Amazing Microelectronic Corp
Clark Christopher J
Fureman Jared J
Morris Manning & Martin LLP
Tingkang Xia Tim
LandOfFree
ESD protection circuit for differential I/O pair does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with ESD protection circuit for differential I/O pair, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and ESD protection circuit for differential I/O pair will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2622736