Electricity: electrical systems and devices – Safety and protection of systems and devices – Load shunting by fault responsive means
Reexamination Certificate
2008-04-16
2010-12-28
Leja, Ronald W (Department: 2836)
Electricity: electrical systems and devices
Safety and protection of systems and devices
Load shunting by fault responsive means
Reexamination Certificate
active
07859807
ABSTRACT:
An electrostatic discharge (ESD) protection circuit and method thereof is provided. The ESD protection circuit includes two clamping circuits, an inductor, a diode and a diode string. In addition to a voltage swing of an output voltage able to get rid of the influence of the ESD protection circuit, the invention reduces an ESD conduction path length and dissipates an ESD current swiftly by installing at least two clamping circuits, which significantly increases the effectiveness of the protection for large-signal circuits.
REFERENCES:
patent: 6275089 (2001-08-01), Song et al.
patent: 6577480 (2003-06-01), Avery et al.
patent: 6624999 (2003-09-01), Johnson
patent: 6671147 (2003-12-01), Ker et al.
patent: 6768616 (2004-07-01), Mergens et al.
patent: 6882512 (2005-04-01), Castillejo et al.
patent: 2003/0076636 (2003-04-01), Ker et al.
patent: 2006/0050453 (2006-03-01), Duvvury et al.
patent: 2006/0256489 (2006-11-01), Ker et al.
patent: 2007/0201175 (2007-08-01), Arai et al.
patent: 2008/0123230 (2008-05-01), Yun
patent: 2008/0239599 (2008-10-01), Yizraeli et al.
Chan Ka-Un
Wang Po-Chih
Leja Ronald W
Realtek Semiconductor Corp.
Thomas Kayden Horstemeyer & Risley LLP
LandOfFree
ESD protection circuit and method thereof does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with ESD protection circuit and method thereof, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and ESD protection circuit and method thereof will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4221181