Electricity: electrical systems and devices – Safety and protection of systems and devices – Load shunting by fault responsive means
Reexamination Certificate
2008-07-08
2008-07-08
Leja, Ronald W (Department: 2836)
Electricity: electrical systems and devices
Safety and protection of systems and devices
Load shunting by fault responsive means
Reexamination Certificate
active
11280215
ABSTRACT:
An ESD protection circuit is disclosed. The ESD protection circuit includes a stacked MOS circuit, and a trigger current generator. The object of the stacked MOS circuit is to be the first releasing path of the ESD current; the object of the trigger current generator is to generate the trigger current to turn on the stacked MOS circuit, and then the stacked MOS circuit would be the first releasing path of the ESD current.
REFERENCES:
patent: 5946177 (1999-08-01), Miller et al.
patent: 6327126 (2001-12-01), Miller et al.
patent: 6671153 (2003-12-01), Ker et al.
patent: 6690555 (2004-02-01), Pasqualini
patent: 6954098 (2005-10-01), Hsu et al.
patent: 7221551 (2007-05-01), Chen
patent: 7289307 (2007-10-01), Ker et al.
Ker Ming-Dou
Lee Chien-Ming
Leja Ronald W
Silicon Integrated Systems Corp.
Squire Sanders & Dempsey LLP
LandOfFree
ESD protection circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with ESD protection circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and ESD protection circuit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3944808