Coded data generation or conversion – Converter compensation
Reexamination Certificate
2005-04-11
2008-07-01
Williams, Howard (Department: 2819)
Coded data generation or conversion
Converter compensation
C341S153000
Reexamination Certificate
active
07394414
ABSTRACT:
In a method to improve error reduction in a digital-to-analog converter (DAC), comprising a mapping matrix block and a plurality of selectable source units which supply signals that in combination provide for analog output signals, mapping input signals, obtained from digital input signals to be converted into the analog output signals, are supplied to the mapping matrix block. In the mapping matrix block mapping output signals are generated in response to said mapping input signals and to mapping control signals derived from errors occurring in the plurality of selectable source units. At least one of the mapping input signals is applied for the substantially simultaneous generation of the mapping output signals for a number of source units.
REFERENCES:
patent: 6118398 (2000-09-01), Fisher et al.
patent: 7026967 (2006-04-01), Eloranta
patent: 2001/0026235 (2001-10-01), Nuijten
patent: 0 482 845 (1992-04-01), None
patent: WO 03/021790 (2003-03-01), None
NXP B.V.
Williams Howard
Zawilski Peter
LandOfFree
Error reduction in a digital-to-analog (DAC) converter does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Error reduction in a digital-to-analog (DAC) converter, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Error reduction in a digital-to-analog (DAC) converter will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3969148