Coded data generation or conversion – Analog to or from digital conversion – Analog to digital conversion
Reexamination Certificate
2006-12-30
2009-06-02
Jeanglaude, Jean B (Department: 2819)
Coded data generation or conversion
Analog to or from digital conversion
Analog to digital conversion
C341S117000, C341S118000, C341S119000, C341S120000
Reexamination Certificate
active
07541958
ABSTRACT:
A technique for reducing errors in a PTIC (parallel, time-interleaved analog-to-digital converter) consisting of M ADCs involves sampling an input signal with the PTIC and performing M different DFTs, one for each ADC. Elements of the M DFTs are grouped together according to frequency and multiplied by correction matrices to yield a corrected, reconstructed power spectrum for the PTIC. The technique is especially effective at removing gain and phase errors introduced by individual ADCs of the PTIC, including gain and phase errors that vary with frequency.
REFERENCES:
patent: 4547862 (1985-10-01), McIver et al.
patent: 4763105 (1988-08-01), Jenq
patent: 6384756 (2002-05-01), Tajiri et al.
patent: 6522282 (2003-02-01), Elbornsson
patent: 6700515 (2004-03-01), Asami
patent: 6801145 (2004-10-01), Asami
patent: 6809668 (2004-10-01), Asami
patent: 7049984 (2006-05-01), Wood et al.
patent: 7084793 (2006-08-01), Elbornsson
patent: 7183953 (2007-02-01), Kadota
patent: 2004/0008135 (2004-01-01), Asami
patent: 2006/0061501 (2006-03-01), Sheng
patent: 2006/0227026 (2006-10-01), Kadota
patent: 2006/0232460 (2006-10-01), Huang
patent: 2006/0267813 (2006-11-01), Asami
patent: 1720259 (2006-11-01), None
U.S. Appl. No. 11/540,773, Fang Xu.
W.C. Black Jr. and D.A. Hodges, “Time Interleaved Converter Arrays”, IEEE International Conference on Solid State Circuits, Feb. 1980, pp. 14-15.
W.C. Black Jr. and D.A. Hodges, “Time Interleaved Converter Arrays”, IEEE Journal of Solid State Circuits, Dec. 1980, vol. 15, pp. 1022-1029.
N. Kurosawa, et al., “Explicit Analysis of Channel Mismatch Effects in Time Interleaved ADC Systems,” IEEE Trans. Circuits and Systems I, vol. 48, No. 3, Mar. 2003.
K.Poulton,et al.,“A 20GS/s 8-b ADC with a IMB Memory in 0.18 μm CMOS,” IEEE International Conference on Solid State Circuits, Feb. 2003, pp. 318-319,496.
S. Velazquez, “High-performance advanced filter bank analog-to-digital converter for universal RF receivers”, IEEE SP International Symposium on Time-Frequency and Time-Scale Analysis, 1998, pp. 229-232.
Y.-C. Jeng, “Perfect reconstruction of digital spectrum from nonuniformly sampled signals,” IEEE Trans. Instrum. Meas., vol. 46, Issue 3, Jun. 1997, pp. 649-652.
Koji Asami, “Technique to Improve the Performance of Time-Interleaved A-D converters”, International Test conference, Nov. 2005.
Douglas L. Jones, “Decimation-in-time (DIT) Radix-2 FFT,” Aug. 15, 2006, http://cnx.org/content/m12016/latest/.
Douglas L. Jones, “Radix-4 FFT Algorithms,” Aug. 18, 2006, http://cnx.org/content/m12027/latest/.
European Patent Office (ISA), “Notification of Transmittal of the International Search Report and the Written Opinion of the International Searching Authority, or the Declaration,” including ISR and Written Opinion of the ISA, Apr. 15, 2008.
Jeanglaude Jean B
Rubenstein Bruce D.
Teradyne, Inc.
LandOfFree
Error reduction for parallel, time-interleaved... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Error reduction for parallel, time-interleaved..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Error reduction for parallel, time-interleaved... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4148500