Error-protecting system for a two-way asynchronous data transmis

Details Error-protecting system for a two-way asynchronous data transmis Error-protecting system for a two-way asynchronous data transmis

1983-01-24

1985-11-05

Fleming, Michael R.

Excavating

G06F 1110

Patent

active

045518394

ABSTRACT:
A videotex asynchroneous transmission system uses a parity bit for each character, with a continuous ARQ-type retransmission method. The data are transmitted in blocks (so-called "code words"). Each code word is comprised of a block of seventeen bytes "1"-"15" constituting the characters which are to be transmitted encoded by seven bits b1-b7. The 8th bit b8 of each byte is the parity bit. The 16th byte is the check byte of the code word, and the 17th byte being the enabling byte of the code word.

REFERENCES:
patent: 3868633 (1975-02-01), Nuese
patent: 3938085 (1976-02-01), Battail
patent: 4340963 (1982-07-01), Munday
patent: 4344171 (1982-08-01), Lin et al.
patent: 4377862 (1983-03-01), Koford et al.
patent: 4422171 (1983-12-01), Wortley et al.
patent: 4439859 (1984-03-01), Donnan

Affiliated with

Also associated with

Rating

Error-protecting system for a two-way asynchronous data transmis does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Error-protecting system for a two-way asynchronous data transmis, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Error-protecting system for a two-way asynchronous data transmis will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-299636