Telephonic communications – Diagnostic testing – malfunction indication – or electrical... – Of centralized switching system
Patent
1987-03-11
1989-08-22
Brown, Thomas W.
Telephonic communications
Diagnostic testing, malfunction indication, or electrical...
Of centralized switching system
371 10, 371 68, 379279, H04M 308, H04M 322
Patent
active
048603333
ABSTRACT:
A multiprocessor central control unit a switching system with a main memory (CMY) including, aside from a tolerable timing slip, synchronously parallel operated memory block pairs (MB3a/MB3b) during normal operation. The main memory (CMY), together with the central processors (BP, CP . . . IOC . . . ), is connected to a central bus system (B:CMY0/CMY1). The data stored in parallel in the memory blocks of the memory block pairs (e.g., MB3a/MB3b) are EDC-protected. The processors have access to the memory block pairs (e.g. MB3a/MB3b). Upon the occurrence of a multiple error in an indicated second memory block (e.g., MB3b) of a memory block pair (MB3a/MB3b), the second memory block (MB3b) is isolated from the bus system (B:CMY0/B:CMY1) via an automatic memory configuration. The first memory block (MB3a) then performs the read and/or write operations alone, while from time to time the data stored in the second memory block (MB3b) are corrected by reading out of the first memory block (MB3a) and writing into the second memory block (MB3b), but during a concurrent write operation to the first memory block (MB3a) the data to be entered is also immediately written into the second memory block (MB3b) under the same address. A synchronously parallel driven configuration processor pair (SpP0/SpP1), the operation of which is EDC or parity-bit checked, is connected directly to the main memory (CMY) rather than over the central bus system for automatic memory configuration.
REFERENCES:
patent: 3882455 (1975-05-01), Heck et al.
patent: 4366535 (1982-12-01), Cedolin et al.
patent: 4371754 (1983-02-01), De et al.
IBM Tech. Disc. Bulletin, vol. 10, No. 8, Jan. 1968, Hanson et al., "Data Processing Unit", pp. 1098 to 1100.
Patent specification P 33 34 792.1 (VPA 83 P 1722 US).
Bitzinger Rudolf
Engl Walter
Humml Siegfried
Schreier Klaus
Brown Thomas W.
Oread Laboratories, Inc.
LandOfFree
Error protected central control unit of a switching system and m does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Error protected central control unit of a switching system and m, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Error protected central control unit of a switching system and m will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2421018