Error monitor circuit

Details Error monitor circuit Error monitor circuit

1985-06-03

1987-09-29

Smith, Jerry

Excavating

371 56, 375 10, 375 17, 375 26, G08C 2500, G06F 1100

Patent

active

046972650

ABSTRACT:
A multi-value signal monitor circuit in a data transmitting and receiving system which transmits data after conversion into a multi-value signal and obtains the original data through analog-to-digital conversion of the received multi-value signal. The data is converted more accurately than the number of bits of data transmitted, during the analog-to-digital conversion on the receiving side. The position of the received signal relative to the quantization level is determined by utilizing the extra bits. When the extra bits indicate the multi-value signal is outside the specified range of the quantization level a pseudo error is detected. The pseudo errors are counted to produce a pseudo error rate which is used as an error rate for transmission path switching purposes.

REFERENCES:
patent: 3772680 (1973-11-01), Kawai
patent: 4234954 (1980-11-01), Lange
patent: 4305150 (1981-12-01), Richmond
patent: 4367550 (1983-01-01), Douverne
patent: 4566100 (1986-01-01), Mizuno
patent: 4580263 (1986-04-01), Watanabe
patent: 4583236 (1986-04-01), Kromer
patent: 4602374 (1986-07-01), Nakamura

Affiliated with

Also associated with

Rating

Error monitor circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Error monitor circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Error monitor circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1592593