Error management processes for flash EEPROM memory arrays

Details Error management processes for flash EEPROM memory arrays Error management processes for flash EEPROM memory arrays

1994-12-27

1995-12-12

Canney, Vincent P.

Excavating

371 214, 371 216, G06F 1100

Patent

active

054756936

ABSTRACT:
A method of utilizing circuitry including error detecting and correcting circuitry to detect and correct errors which can occur in data stored in multi-bit per cell format in a flash EEPROM memory array before those errors can affect the accuracy of data provided by a flash EEPROM memory array.

REFERENCES:
patent: 5200959 (1993-04-01), Gross et al.
patent: 5274646 (1993-12-01), Brey et al.

Affiliated with

Also associated with

Rating

Error management processes for flash EEPROM memory arrays does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Error management processes for flash EEPROM memory arrays, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Error management processes for flash EEPROM memory arrays will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1366440