Patent
1996-02-20
1998-04-21
Swann, Tod R.
3954211, G06F 1100, G06F 1200
Patent
active
057427550
ABSTRACT:
In an .chi.86-compatible processor capable of operating in a protected mode of operation in which privilege levels are assigned to tasks executing therein, an application task being assigned a lowest privilege level and executable in the processor to cause the processor to calculate addresses corresponding to specific locations in a computer memory associated with the processor, the addresses to be in alignment with respect to the computer memory prior to the processor issuing the addresses, a circuit for, and method of, handling sequential alignment faults and a computer system embodying the same. The circuit includes: (1) an alignment detection circuit to detect an alignment fault and generate an alignment check exception in response thereto and (2) an alignment fault-handling routine associated with the processor, executable in response to generation of the alignment check exception, operable to detect a sequential alignment fault and generate a double fault exception in response thereto, the alignment fault-handling routine thereby allowing the processor to avoid a third sequential alignment fault.
REFERENCES:
patent: 5517657 (1996-05-01), Rodgers
patent: 5596717 (1997-01-01), Marshall, Jr.
Cyrix Corporation
Maxin John L.
Peikari J.
Swann Tod R.
Viger Andrew S.
LandOfFree
Error-handling circuit and method for memory address alignment d does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Error-handling circuit and method for memory address alignment d, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Error-handling circuit and method for memory address alignment d will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2067199