Error-free frame handling for jammed data frames

Details Error-free frame handling for jammed data frames Error-free frame handling for jammed data frames

1996-11-19

1999-06-29

Baker, Stephen M.

Excavating

H03M 1300

Patent

active

059178426

ABSTRACT:
In jamming the data field of a data frame being transmitted at a sending end, a CRC error is caused at a receiving end. To instead avoid such CRC error, a section of bits is inserted into the data frame, so that CRC based on the section of bits is forced to a constant bit pattern. From that point on, all the bits transmitted will be jammed to the constant CRC bit pattern. Thus, any appropriate number of bits (assuming it is at least 32 bits) after that section is the correct CRC based on the jammed data frame. Advantageously, after detecting the ending flag of the jammed data frame, the last 32 bits of the jammed data frame will be the correct CRC at a receiving end.

REFERENCES:
patent: 5251215 (1993-10-01), Dravida et al.
patent: 5548598 (1996-08-01), Dupont

Affiliated with

Also associated with

Rating

Error-free frame handling for jammed data frames does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Error-free frame handling for jammed data frames, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Error-free frame handling for jammed data frames will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1382871