1985-05-06
1986-03-18
Atkinson, Charles E.
Excavating
G06F 1110, G11B 2700
Patent
active
045773190
ABSTRACT:
An error flag processor for digital signals includes a memory having an information word frame comprised of signal words and correction words, an error detector for detecting errors in an input signal in units of one frame, a write address circuit for writing into an error flag RAM one error flag for one frame upon detection of an error in the words of the frame, an error correcting circuit for correcting data subjected to de-interleave and a read out of the memory, and read address circuit for reading error flags in units of one frame corresponding to individual words from the memory to the error correcting circuit, whereby the storage requirements for the error flags can be reduced. When old storage regions for correction words in the information word frame memory are used as error flag regions and the error flags are arranged in accordance with the signal word frames, the error flag RAM can be omitted.
REFERENCES:
patent: 4281355 (1981-07-01), Wada et al.
patent: 4292684 (1981-09-01), Kelly et al.
patent: 4375100 (1983-02-01), Tsuji et al.
Kobayashi Masaharu
Nishimura Keizo
Oiso Kazumasa
Takeuchi Takashi
Atkinson Charles E.
Hitachi , Ltd.
LandOfFree
Error flag processor does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Error flag processor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Error flag processor will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2310591