Error detection using variable field parity checking

Details Error detection using variable field parity checking Error detection using variable field parity checking

1986-04-25

1988-11-15

Fleming, Michael R.

Excavating

371 51, G06F 1100

Patent

active

047854529

ABSTRACT:
A variable number of parity bits or error correction code per word is used to increase error detection for words having the extra parity bits in a control store. Since some words do not utilize all the architected space available for words, extra parity bits are generated at development time for such words and stored with the words. A decoder identifies the location and number of parity bits. Parity checking against the extra parity bits is then performed on different groups of bits in the word. This provides an inexpensive means of increasing error detection with minimal hardware cost.

REFERENCES:
patent: 3873920 (1975-03-01), Apple
patent: 4071887 (1978-01-01), Daly
patent: 4450562 (1984-05-01), Wacyk
patent: 4530050 (1985-07-01), Fukunaga
patent: 4646312 (1987-02-01), Goldsbury
patent: 4660202 (1987-04-01), Woodsum

Affiliated with

Also associated with

Rating

Error detection using variable field parity checking does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Error detection using variable field parity checking, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Error detection using variable field parity checking will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1107742