1995-11-13
1998-04-28
Baker, Stephen M.
Excavating
G06F 1110
Patent
active
057455082
ABSTRACT:
Method and apparatus for improved detection of multiple-bit errors which occur within a single memory circuits. In one embodiment, a computer system is described which includes a main computer and a memory system. The memory system includes a plurality of memory circuits, at least one of the plurality of memory circuits having a data interface more than two bits wide. Also included is a multiple-bit-error-detect (MBED) circuit, wherein bits from the plurality of memory circuits are coupled to the MBED circuit in an order which causes the MBED circuit to preferentially detect multiple-bit errors which occur on the data interface of any single one of the plurality of memory circuits. In another embodiment, the method comprises the steps of: a) providing an initial bit-connection order between the plurality of memory circuits and the error-detection circuit; b) testing each of the predetermined set of possible multi-bit error conditions; c) determining whether the error-detection circuit provides (1) an erroneous no-error/single-bit-error indication or (2) a non-erroneous multiple-bit-error indication for each one of the predetermined set of possible multi-bit error conditions; and d) based on a number of erroneous indications or non-erroneous indications determined in step c), either: re-ordering the bit-connection order and reexecuting step b), or providing the bit-connection order as an output. In one such embodiment this method is used wherein the step of re-ordering comprises the step of shifting at least one bit connection from the first memory circuit to the second memory circuit.
REFERENCES:
patent: 5206865 (1993-04-01), Gruender, Jr. et al.
patent: 5291498 (1994-03-01), Jackson et al.
patent: 5369650 (1994-11-01), Kirk et al.
patent: 5450423 (1995-09-01), Iwasaki et al.
patent: 5481552 (1996-01-01), Alderguia et al.
patent: 5490155 (1996-02-01), Abdoo et al.
"64-Bit Flow-Thru Error Detection and Correction Unit", Integrated Device Technology, Inc., Preliminary IDT49C466, 1-11, (Jun., 1991).
Baker Stephen M.
Tricord Systems, Inc.
LandOfFree
Error-detection code does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Error-detection code, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Error-detection code will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1540169