Error detection circuitry for digital systems

Details Error detection circuitry for digital systems Error detection circuitry for digital systems

1983-02-28

1985-03-26

Atkinson, Charles E.

Excavating

G06F 1110

Patent

active

045077835

ABSTRACT:
Circuitry for detecting errors in a digital bit stream comprising a succession of data blocks and wherein each data block incorporates a parity check. At an error monitoring location, a bistable device toggles in response to either a logical "1" or "0" in the bit stream. The output of the bistable device is sampled at a submultiple of the bit rate and compared with a predetermined criterion to detect bit errors.

REFERENCES:
patent: 3234510 (1966-02-01), Scott
patent: 3404372 (1968-10-01), Robbins
patent: 3820083 (1974-06-01), Way
patent: 4121195 (1978-10-01), Jessop
patent: 4412329 (1983-10-01), Yarborough, Jr.
patent: 4425645 (1984-01-01), Weaver et al.
D. R. Hill, "140 Mb/s Optical Fiber Field Demonstration System", Electrical Communication, vol. 54, No. 1, Nov. 1, 1979.

Affiliated with

Also associated with

Rating

Error detection circuitry for digital systems does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Error detection circuitry for digital systems, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Error detection circuitry for digital systems will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1298215