Excavating
Patent
1994-01-31
1996-11-12
Beausoliel, Jr., Robert W.
Excavating
39518318, 371 212, G06F 1134
Patent
active
055748570
ABSTRACT:
A circuit for testing the accuracy with which data is written from a first memory cell to a second memory cell including a shift register including master and slave portions, apparatus for placing data from the first memory cell into the master portion of the shift register and shifting the data into the slave portion of the shift register, apparatus for placing the data from the first memory cell into the second memory cell, apparatus for placing the data in the second memory cell back into the master portion of the shift register, and logic circuitry for testing the condition of the data in the master portion of the shift register against the condition of the data in the slave portion of the shift register to determine if the data has been correctly written into the second memory cell.
REFERENCES:
patent: 4554664 (1985-11-01), Schutz
patent: 5075892 (1991-12-01), Choy
patent: 5166936 (1992-11-01), Ewert et al.
patent: 5179536 (1993-01-01), Kasa et al.
patent: 5185748 (1993-02-01), Fujimura
patent: 5210865 (1993-05-01), Davis et al.
patent: 5343436 (1994-08-01), Suzuki
patent: 5359569 (1994-10-01), Fujita et al.
patent: 5381418 (1995-01-01), Montoye
patent: 5396619 (1995-03-01), Walton
patent: 5430687 (1995-07-01), Hung et al.
Ramakrishnan K. K.
Salmon Joseph H.
Steele Randy
Beausoliel, Jr. Robert W.
De'cady Albert
Intel Corporation
LandOfFree
Error detection circuit for power up initialization of a memory does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Error detection circuit for power up initialization of a memory , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Error detection circuit for power up initialization of a memory will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-570695