Excavating
Patent
1996-06-26
1999-06-01
Beausoliel, Robert W.
Excavating
371 402, 371 681, G06F 1108
Patent
active
059095415
ABSTRACT:
A digital computing system includes a first and second processor clocked for locked step operation. A shared memory stores a linear block codeword across a plurality of byte-wide memory devices. The codeword includes a first dataword and a second dataword. Each of the first and second datawords includes an equal plurality of databits and each includes an equal plurality of checkbits associated therewith. First error detection and correction logic connected to the first processor receives the first dataword and checkbits associated therewith of the codeword addressed by the first processor and a second dataword and checkbits associated therewith of the codeword addressed by the second processor. First error detection and correction logic detects and/or corrects errors in the codeword. Second error detection and correction logic connected to the second processor receives the second dataword and checkbits associated therewith of the codeword addressed by the second processor and the first dataword and checkbits associated therewith of the codeword addressed by the first processor. The second error detection and correction logic detects and/or corrects errors in the codeword.
REFERENCES:
patent: 4358823 (1982-11-01), McDonald et al.
patent: 4359772 (1982-11-01), Patel
patent: 4450561 (1984-05-01), Gotze et al.
patent: 4486834 (1984-12-01), Kobayashi et al.
patent: 4617664 (1986-10-01), Aichelmann, Jr. et al.
patent: 4862463 (1989-08-01), Chen
patent: 4907228 (1990-03-01), Bruckert et al.
patent: 4965717 (1990-10-01), Cutts, Jr. et al.
patent: 5086429 (1992-02-01), Gray et al.
patent: 5136704 (1992-08-01), Danielson et al.
patent: 5146589 (1992-09-01), Peet, Jr. et al.
patent: 5239637 (1993-08-01), Davis et al.
patent: 5249187 (1993-09-01), Bruckert et al.
patent: 5271023 (1993-12-01), Norman
patent: 5276823 (1994-01-01), Cutts, Jr. et al.
patent: 5291496 (1994-03-01), Andaleon et al.
Parker, "Dictionary of Scientific & Technical Terms", p. 288; McGraw-Hill.
Microsoft Press, "Computer Dictionary", 1994, p. 59.
Eiji Fujiwara, Dhiraj K. Phadhan, "Error-Control Coding in Computers", Computer, IEEE (Jul. 1990).
Gray Scott L.
Sampson Neil L.
Walker Gary
Baderman Scott T.
Beausoliel Robert W.
Honeywell Inc.
LandOfFree
Error detection and correction for data stored across multiple b does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Error detection and correction for data stored across multiple b, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Error detection and correction for data stored across multiple b will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-960820