Boots – shoes – and leggings
Patent
1977-02-18
1978-04-11
Shaw, Gareth D.
Boots, shoes, and leggings
G06F 1100
Patent
active
040842363
ABSTRACT:
A memory system includes a cache store and a backing store. The cache store provides fast access to blocks of information previously fetched from the backing store in response to commands. The backing store includes error detection and correction apparatus for detecting and correcting errors in the information read from backing store during a backing store cycle of operation. The cache store includes parity generation circuits which generate check bits for the addresses to be written into a directory associated therewith. Additionally, the cache store includes parity check circuits for detecting errors in the addresses and information read from the cache store during a read cycle of operation. The memory system further includes control apparatus for enabling for operation, the backing store and cache store in response to the commands. The control apparatus includes circuits which couples to the parity check circuits. Such circuits are operative upon detecting an error in either an address or information read from the cache store to simulate a condition that the information requested was not stored in cache store. This causes the control apparatus to initiate a backing store cycle of operation for read out of a correct version of the requested information thereby eliminating the necessity of including in cache store more complex detection and correction circuits.
REFERENCES:
patent: 3588829 (1971-06-01), Boland et al.
patent: 3588839 (1971-06-01), Belady et al.
patent: 3618040 (1971-11-01), Iwamoto et al.
patent: 3668644 (1972-06-01), Looschen
patent: 3820078 (1974-06-01), Curley et al.
patent: 3866183 (1975-02-01), Lange
patent: 3896419 (1975-07-01), Lange et al.
patent: 3938097 (1976-02-01), Niguette, III
patent: 3949369 (1976-05-01), Churchill, Jr.
Chelberg Lawrence W.
King James L.
Driscoll Faith F.
Heckler Thomas M.
Honeywell Information Systems Inc.
Prasinos Nicholas
Reiling Ronald T.
LandOfFree
Error detection and correction capability for a memory system does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Error detection and correction capability for a memory system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Error detection and correction capability for a memory system will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-992384