Error detecting apparatus for packet exchange

Details Error detecting apparatus for packet exchange Error detecting apparatus for packet exchange

1996-03-15

1997-12-30

Baker, Stephen M.

Excavating

H03M 1300

Patent

active

057038864

ABSTRACT:
An error detecting apparatus for a packet exchange in which a block coding technique capable of using a data width of 16 bits while using a bus width of 24 bits is applied to drive the common bus of the packet exchange, thereby not only obtaining a bit exchange speed being double that of a triplicated common bus, but also detecting errors and correcting the detected errors. The apparatus includes a pair of encoding units each adapted to encode data of 8 bits and four code bits for an error detection, thereby generating a coded vector of 12 bits, a common bus adapted to interface the 12-bit coded vectors respectively generated from the encoding units, and a pair of decoding units adapted to share the common bus with each other, thereby respectively receiving the coded 12-bit vectors, each decoding unit extracting original 8-bit data from the received 12-bit vector, thereby detecting and correcting errors.

REFERENCES:
patent: 5161156 (1992-11-01), Baum et al.
patent: 5353352 (1994-10-01), Dent et al.
patent: 5436915 (1995-07-01), Loebig

Affiliated with

Also associated with

Rating

Error detecting apparatus for packet exchange does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Error detecting apparatus for packet exchange, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Error detecting apparatus for packet exchange will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-209816