Excavating
Patent
1992-10-02
1996-02-06
Baker, Stephen M.
Excavating
G06F 1110, G11C 2900
Patent
active
054901553
ABSTRACT:
A computer system includes an error detection and correction system for detecting and correcting single-bit errors, two-adjacent-bit errors, and four-adjacent-bit errors. Two identical error detection and correction (EDC) circuits are connected to the system memory array, and each EDC circuit is connected to half of the data bits in alternating pairs. Each EDC circuit detects single-bit errors and two-adjacent-bit errors. The EDC circuits are connected to alternating pairs of data bits so that errors of up to four adjacent bits are actually detected and corrected, two bits by the first EDC circuit and two bits by the second. Thus, if one of the x4 DRAMs in a memory array fails, each erroneous data bit from the DRAM is corrected to its original value, and the failure of the DRAM is registered.
REFERENCES:
patent: 4201337 (1980-05-01), Lewis et al.
patent: 4993028 (1991-02-01), Hillis
patent: 5206865 (1993-04-01), Gruender, Jr. et al.
D. C. Bossen, B-Adjacent Error Correction, IBM J. Res. Develop., Jul. 1970, pp. 402-408.
Wortzman, D., "Two Tier Error Correcting Code for Memories", IBM Technical Disclosure Bulletin, vol. 26, No. 10A, Mar. 1984, pp. 5314-5318.
Rao, T. et al., Error-Control Coding for Computer Systems, Prentice-Hall, 1988, pp. 221-298.
Abdoo David G.
Cabello J. David
Baker Stephen M.
Compaq Computer Corp.
LandOfFree
Error correction system for n bits using error correcting code d does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Error correction system for n bits using error correcting code d, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Error correction system for n bits using error correcting code d will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2180528