Error correction system for digital to analog converters

Details Error correction system for digital to analog converters Error correction system for digital to analog converters

1989-05-17

1990-10-30

Shoop, Jr., William M.

Coded data generation or conversion

Converter compensation

341131, 341144, H03M 106

Patent

active

049671979

ABSTRACT:
A high resolution digital to analog conversion system using a medium resolution converter compensated for error correction. The errors of more significant bits are stored in a memory during correction mode and recalled during normal operation. The errors are evaluated by comparing the binary weighted currents of a sub-DAC with corresponding reference currents and stored in the memory. The comparing operation is exercised by sequential approximation method for fast execution and simpler circuitry.

REFERENCES:
patent: 4465996 (1984-08-01), Boyacigiller et al.
patent: 4647907 (1987-03-01), Storey

Affiliated with

Also associated with

Rating

Error correction system for digital to analog converters does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Error correction system for digital to analog converters, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Error correction system for digital to analog converters will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-277411