Error correction of digital signals

Details Error correction of digital signals Error correction of digital signals

1976-10-26

1978-02-14

Atkinson, Charles E.

Communications: electrical

Digital comparator systems

3401461AL, 3401461AV, G06F 1112

Patent

active

040742288

ABSTRACT:
Data bits are combined at a transmitter with parity check code bits and convolutional check code bits. On reception the parity check code bits are decoded to determine the error probability in the received signal. The convolutional check code bits are used to correct the received data according to a correction algorithm which is defined in dependence on the error probability revealed by the parity check code bits. The received data is divided into bytes and each byte is given a respective error probability rating. Circuitry including logic gates and shift registers are used to carry out the encoding, decoding and correction operations.

REFERENCES:
patent: 3372376 (1968-03-01), Helm
patent: 3418630 (1968-12-01), Van Duuren
patent: 3506961 (1970-04-01), Abramson et al.
patent: 3668631 (1972-06-01), Griffith et al.
patent: 3988677 (1976-10-01), Fletcher et al.

Affiliated with

Also associated with

Rating

Error correction of digital signals does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Error correction of digital signals, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Error correction of digital signals will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-527240