Error correction method and apparatus

Details Error correction method and apparatus Error correction method and apparatus

1983-02-17

1985-05-21

Atkinson, Charles E.

Excavating

371 39, 371 36, G06F 1110

Patent

active

045190798

ABSTRACT:
Circuitry and a method for correcting errors in binary data which is stored n memory and subject to errors upon recall therefrom. The technique involves generating a redundant byte related to each original byte to be stored, storing both bytes in memory, and applying the recalled bytes to a decoder designed to correct the errors. If more than a single adjacent error per byte is expected, it is necessary to transpose the bits of the original and redundant bytes before storage so that the bits thereof alternate, and re-transpose the recalled bytes to their original sequence before application to the said decoder.

REFERENCES:
patent: 3825893 (1974-07-01), Bossen et al.
patent: 4211997 (1980-07-01), Rudnick et al.
patent: 4238852 (1980-12-01), Iga et al.

Affiliated with

Also associated with

Rating

Error correction method and apparatus does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Error correction method and apparatus, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Error correction method and apparatus will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1542593