Error correction method and apparatus

Details Error correction method and apparatus Error correction method and apparatus

1994-10-18

1997-02-11

Baker, Stephen M.

Excavating

371 403, G11B 2018

Patent

active

056028571

ABSTRACT:
An error correction system (1000) included in a utilization device (1002) operates upon a plurality of sectors (S) stored in a data buffer (1100) for performing write-from-host and read-from-device operations. Overlapping and asynchronous operational steps are performed with respect to the plurality of sectors, the operational steps including sector transfer into buffer, sector correction, and sector transfer out of buffer. The error correction system (1000) includes a plurality of subsystems which are supervised and sequenced by correction controller (1020). The subsystems include a CRC generation and checking subsystem (1030); an LBA subsystem (1040); an ECC/Syndrome Generator subsystem (1050); a header (ID) subsystem (1060); a correction subsystem (1070); and, a correction checker system (1075).

REFERENCES:
patent: 4413339 (1983-11-01), Riggle et al.
patent: 4494234 (1985-01-01), Patel
patent: 4559625 (1985-12-01), Berekamp et al.
patent: 4672613 (1987-06-01), Foxworthy et al.
patent: 4680746 (1987-07-01), Suzuki et al.
patent: 4703485 (1987-10-01), Patel
patent: 4733396 (1988-03-01), Baldwin et al.
patent: 4777635 (1988-10-01), Glover
patent: 4782490 (1988-11-01), Tenegolts
patent: 4833679 (1989-05-01), Anderson et al.
patent: 4839896 (1989-06-01), Glover et al.
patent: 4890287 (1989-12-01), Johnson et al.
patent: 4897840 (1990-01-01), Weiss et al.
patent: 4949342 (1990-08-01), Shimbo et al.
patent: 4965801 (1990-10-01), DuLac
patent: 5051998 (1991-09-01), Murai et al.
patent: 5136592 (1923-08-01), Weng
patent: 5157669 (1992-10-01), Yu et al.
patent: 5157670 (1992-10-01), Kowal
patent: 5172380 (1992-12-01), Odaka
patent: 5182752 (1993-01-01), DeRoo et al.
patent: 5211604 (1993-09-01), Tanng et al.
patent: 5216677 (1993-06-01), Takagi et al.
patent: 5241546 (1993-08-01), Peterson et al.
patent: 5267241 (1993-11-01), Kowal
patent: 5299208 (1994-03-01), Blaum et al.
patent: 5315600 (1994-05-01), Iwamura et al.
patent: 5381424 (1995-01-01), Tsang
patent: 5384786 (1995-01-01), Dudley et al.
patent: 5412666 (1995-05-01), Squires et al.
patent: 5422895 (1995-06-01), Nguyen et al.
patent: 5434719 (1995-07-01), Miller et al.
patent: 5444719 (1995-08-01), Cox et al.
patent: 5465260 (1995-11-01), Zook
Chang et al., "Cyclic Memory Record Format Without Intrarecord Gaps", IBM Technical Disclosure Bulletin, vol. 19, No. 10, pp. 3890-3891, Mar. 1977.

Affiliated with

Also associated with

Rating

Error correction method and apparatus has received 1 rating(s) and 1 review(s), resulting in an average rating of 4.70 on a scale from 1 to 5. The overall rating for this patent is excellent.

If you have personal experience with Error correction method and apparatus, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Error correction method and apparatus will most certainly appreciate the feedback.

Rate now

Comments { 1 }

---

Profile ID: LFUS-PAI-O-348547