Error correction codes

Details Error correction codes Error correction codes

1996-02-12

1998-11-24

Baker, Stephen M.

Excavating

371 4012, 371 4018, 371 511, G11C 2900, G06F 1110

Patent

active

058417958

ABSTRACT:
A method of detecting and correcting errors in a memory subsystem of a computer is described. The method includes beginning a write operation of N data bits to a memory, generating M check bits from the N data bits, writing the N data bits and the M check bits to the memory, reading the N data bits and M check bits from the memory, generating X syndrome bits from the N data bits and the M check bits, and using the X syndrome bits to detect and correct errors. Preferably, the M check bits are generated also from A address bits corresponding to the location in memory to which the N data bits and M check bits are to be written.

REFERENCES:
patent: 3868632 (1975-02-01), Hong et al.
patent: 4099160 (1978-07-01), Flagg
patent: 4995041 (1991-02-01), Hetherington et al.
patent: 5107503 (1992-04-01), Riggle et al.
patent: 5226043 (1993-07-01), Pughe, Jr. et al.
patent: 5321706 (1994-06-01), Holm et al.
patent: 5331645 (1994-07-01), Miller et al.
patent: 5331646 (1994-07-01), Kreuger et al.
patent: 5404361 (1995-04-01), Casorso et al.
patent: 5452261 (1995-09-01), Chung et al.
patent: 5481552 (1996-01-01), Aldereguia et al.
patent: 5490155 (1996-02-01), Abdoo et al.
patent: 5537425 (1996-07-01), Tsou
patent: 5577004 (1996-11-01), Leshem
patent: 5691996 (1997-11-01), Chen et al.
No Author, "Error Correction Codes with Address Checking", IBM Technical Disclosure Bulletin, vol. 32, No. 1, Jun. 1989, pp. 375-377.
Lin et al., "Error Control Coding, Fundamentals and Applications", Chapter 3, Prentice-Hall, (1982).
Hove et al., "Error Correction and Concealment in the Compact Disc System", Philips Technical Review, vol. 40 (1980), No. 6, pp. 166-172.
Hsiao, "A Class of Optimal Minimal Odd Weight Column SEC-DED Codes", IBM J. Res. Develop., pp. 395-400.
Fung, "A Survey of the Theory of Error-Correcting Codes" (Undated--located in Internet).
Bossen, "b-Adjacent Error Correction", IBM J. Res. Develop., pp. 402-408 (Jul. 1970).
Kaneda, S., "A Class of Odd-Weight-Column SEC-DED-SbED Codes for Memory System Applications", IEEE Trans. on Computers, vol. C-33, No. 8, Aug. 1984, pp. 737-739.
Rao, T. et al., Error-Control Coding for Computer Systems, Prentice-Hall, 1989, pp. 261-293, Dec. 1989.

Affiliated with

Also associated with

Rating

Error correction codes does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Error correction codes, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Error correction codes will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1711322