Error correction circuit

Details Error correction circuit Error correction circuit

1993-10-19

1994-11-01

Ruggiero, Joseph

Excavating

G06F 1110

Patent

active

053612663

ABSTRACT:
An error correction circuit is capable of performing correction errors in data at a high speed. A syndrome generator (2) calculates syndromes of RS codes based on partial data streams which are given from a data buffer (1). A received CRC generator (13) performs CRC coding on the partial data streams which are given from a data buffer (1) to thereby obtain received CRCs. An error pattern CRC generator (14) calculates error pattern CRCs of the respective partial data stream based on error patterns which are generated by an error pattern generation circuit (33). Under the control of a control circuit (40), the operations performed by the syndrome generator (2), the received CRC generator (13) and the error pattern CRC generator (14) are carried out at the same time. An improvement in the speed of error correction of the partial data streams performed by the error correction means directly leads to an improvement in the speed of the whole error correction.

REFERENCES:
patent: 5027357 (1991-06-01), Yu et al.
patent: 5068857 (1991-11-01), Yoshida
patent: 5157669 (1992-10-01), Yu et al.
patent: 5282214 (1994-01-01), Oravida
IBM Technical Disclosure Bulletin, vol. 22, No. 6, Nov. 1979, pp. 2365-2368, C. L. Chen, "High-Speed Cyclic Redundancy Checking Scheme for Error Correcting Codes".

Affiliated with

Also associated with

Rating

Error correction circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Error correction circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Error correction circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1806909