Error condition detector for handling interrupt in integrated ci

Details Error condition detector for handling interrupt in integrated ci Error condition detector for handling interrupt in integrated ci

1993-10-21

1996-04-30

Beausoliel, Jr., Robert W.

39518502, G06F 1134

Patent

active

055133460

ABSTRACT:
An interrupt processor controller (IPC) through which all interprocessor interrupts are routed in a complex integrated circuit. For processors which receive external interrupts, the interrupt processor controller may receive those interrupts and route those as well to the particular processor. The IPC includes interrupt routing logic which determines when a subsequent interrupt will cause an error condition with a previously instigated interrupt that has not been cleared. When such a condition occurs, a bit is set in an error detect register that is coupled to the interrupt routing logic. All of the bits of the error detect register are logically OR'ed, the output of which is routed to a single dedicated pin for indicating an interrupt error condition has occurred. This pin may have its signal routed back into the complex integrated circuit for signaling a trap handler or some other mechanism that an interrupt error condition has occurred. During debug, the error detect register may be checked to determine which bit has been set wherein each bit corresponds to a single interprocessor interrupt channel. Thus, the location of the interrupt error in the executing code can be determined and provide the system developer with important information for the debug of the system.

REFERENCES:
patent: 3916112 (1975-10-01), Kalat et al.
patent: 4204249 (1980-05-01), Dye et al.
patent: 4456970 (1984-06-01), Catiller et al.
patent: 4750175 (1988-06-01), Brenneman et al.
patent: 4933846 (1990-06-01), Humphrey et al.
patent: 4937777 (1990-06-01), Flood et al.
patent: 5283904 (1994-01-01), Carson et al.
patent: 5327570 (1994-07-01), Foster et al.

Affiliated with

Also associated with

Rating

Error condition detector for handling interrupt in integrated ci does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Error condition detector for handling interrupt in integrated ci, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Error condition detector for handling interrupt in integrated ci will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-636811