Computer graphics processing and selective visual display system – Plural physical display element control system – Display elements arranged in matrix
Patent
1998-03-30
2000-03-14
Wu, Xiao
Computer graphics processing and selective visual display system
Plural physical display element control system
Display elements arranged in matrix
345 75, G09G 322
Patent
active
060379189
ABSTRACT:
A circuit and method for time multiplexing a voltage signal for controlling the color balance of a flat panel display. Within an FED screen, a matrix of rows and columns is provided and emitters are situated within each row-column intersection. Row drivers are sequentially activated during "row on-time windows" and corresponding individual gray scale information (voltages) are driven by the column drivers. When the proper voltage is applied across the cathode and anode of the emitters, electrons are released toward a phosphor spot, e.g., red, green, blue, causing illumination. Within each column driver, selection circuitry is provided for driving a first voltage data during a first part of the row on-time window and a second voltage data during a second part of the row on-time window. The lengths of the first part and second part of each row on-time window can be adjusted, for a given color, to adjust the color balance with respect to that color. In one embodiment, two data translators or "error compensation circuits" are used to compensate for errors caused by dividing the first voltage data when obtaining the second voltage data. Considering consecutive frame pairs, a first error compensation circuit is operable during the first frame of each frame pair and generates a second voltage data having negative error. A second error compensation circuit is operable during the second frame of each frame pair and generates a second voltage data having positive error. Statistically, the negative and positive errors cancel although different color data is presented at a same pixel from one frame to another.
REFERENCES:
patent: 5708451 (1998-01-01), Baldi
patent: 5734361 (1998-03-01), Suzuki et al.
patent: 5834900 (1998-11-01), Tanaka et al.
patent: 5910792 (1999-06-01), Hansen et al.
Freiberg Paul
Friedman Jay
Hansen Ronald L.
Candescent Technologies, Inc.
Wu Xiao
LandOfFree
Error compensator circuits used in color balancing with time mul does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Error compensator circuits used in color balancing with time mul, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Error compensator circuits used in color balancing with time mul will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-173968