Error-checking scheme

Details Error-checking scheme Error-checking scheme

1975-08-01

1977-07-12

Dildine, Jr., R. Stephen

Communications: electrical

Digital comparator systems

235153AM, G06F 1110, G11C 2900, H04L 110

Patent

active

040357660

ABSTRACT:
The error-checking scheme disclosed herein is adapted for use in digital data processing systems, e.g. computers, in which binary data is variously transmitted and/or stored and in which the data source or destination is designated by a binary address. In a preferred embodiment, the data is divided into two fields and a respective parity bit is generated corresponding to each data field. Each data parity bit is then combined with a parity bit corresponding to the binary address to yield a respective combinational parity bit. Each of the resultant combinational parity bits is then sourced with the respective data field. Accordingly, a system sub-component receiving the sourced data with the combinational parity bits can detect any type of single error occurring in either the address or the data.

REFERENCES:
patent: 3789204 (1974-01-01), Barlow

Affiliated with

Also associated with

Rating

Error-checking scheme does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Error-checking scheme, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Error-checking scheme will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-490973