Erasing control circuit and method for erasing environment...

Details Erasing control circuit and method for erasing environment... Erasing control circuit and method for erasing environment...

2006-02-28

2009-06-23

Fleming, Fritz M. (Department: 2836)

Electrical transmission or interconnection systems

Switching systems

Switch actuation

Reexamination Certificate

active

07550879

ABSTRACT:
A computer system includes a power switch, a reset switch, environment configuration memory, and an erasing control circuit. The power switch is for starting the computer system as triggered. The reset switch is for resetting the computer system as triggered. The environment configuration memory is for storing an operational environment setting of the computer system. The environment configuration memory has a power supply pin. The erasing control circuit is connected to the power switch, the reset switch and the power supply pin. The erasing control circuit connects the power supply pin to a ground voltage as the power switch and the reset switch are triggered simultaneously.

REFERENCES:
patent: 6604195 (2003-08-01), Kumar et al.
patent: 7155604 (2006-12-01), Kawai
patent: 7358959 (2008-04-01), Fitzsimmons, Jr.
patent: 2003/0201755 (2003-10-01), Briggs et al.
patent: 2006/0091853 (2006-05-01), Briggs et al.
patent: 1391151 (2003-01-01), None
patent: 0561336 (2003-11-01), None
Casio Computer Co., Pocket PC User's Guide, 2000, pp. 1-2, 60.

Affiliated with

Also associated with

Rating

Erasing control circuit and method for erasing environment... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Erasing control circuit and method for erasing environment..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Erasing control circuit and method for erasing environment... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4137663