Erase verify in memory devices

Details Erase verify in memory devices Erase verify in memory devices

2011-05-17

2011-05-17

Ho, Hoai V (Department: 2827)

Static information storage and retrieval

Floating gate

Particular biasing

C365S185030, C365S185110, C365S185170, C365S185180, C365S185290

Reexamination Certificate

active

07944755

ABSTRACT:
In one or more embodiments, methods for erasing memory devices, and a memory system are disclosed, one such method comprising determining which cells of a sample are not erased, either directly or indirectly. The number of unerased cells in the sample can be compared to a threshold. An erase operation can be performed on the memory block responsive to the comparison until the number of unerased cells is less than the threshold.

REFERENCES:
patent: 6219280 (2001-04-01), Naganawa
patent: 2008/0002468 (2008-01-01), Hemink
patent: 2008/0013390 (2008-01-01), Zipprich-Rasch

Affiliated with

Also associated with

Rating

Erase verify in memory devices does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Erase verify in memory devices, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Erase verify in memory devices will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2701516