Static information storage and retrieval – Floating gate – Disturbance control
Reexamination Certificate
2010-01-19
2011-10-25
Tran, Andrew Q (Department: 2824)
Static information storage and retrieval
Floating gate
Disturbance control
C365S185220, C365S185330, C365S185290, C365S185120, C365S185110
Reexamination Certificate
active
08045374
ABSTRACT:
A suitable erase verification (ERSV) method of a flash memory apparatus is provided, which is different from the conventional ERSV method. That is, by managing the ERSV operation on the flash memory after at least once of erase operation, a flash memory controller in the flash memory apparatus selectively assigns at least one of de-selected sectors instead of all of the de-selected sectors to perform the ERSV. Therefore, by managing the ERSV operation on the flash memory, the time for the ERSV operation thereon is reduced.
REFERENCES:
patent: 5359558 (1994-10-01), Chang et al.
patent: 7468916 (2008-12-01), Chen
patent: 7835201 (2010-11-01), De Sandre et al.
patent: 2007/0279999 (2007-12-01), Watanabe et al.
Elite Semiconductor Memory Technology Inc.
Jianq Chyun IP Office
Tran Andrew Q
LandOfFree
Erase verification method of flash memory by selectively... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Erase verification method of flash memory by selectively..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Erase verification method of flash memory by selectively... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4277704