Erase cycle counter usage in a memory device

Details Erase cycle counter usage in a memory device Erase cycle counter usage in a memory device

2009-03-25

2011-10-11

Hoang, Huan (Department: 2827)

Static information storage and retrieval

Floating gate

Particular connection

C365S185290

Reexamination Certificate

active

08036035

ABSTRACT:
Memory devices and methods are disclosed to facilitate adjustment of program voltages applied during a program operation based upon erase operation cycle counter values stored in the memory device. In one such embodiment, an erase cycle counter is maintained for each block of a memory device and is stored in the associated block of memory. Programming voltage levels utilized during program operations of memory cells are determined, at least in part, based upon the value of the erase cycle counter stored in a memory block undergoing a programming operation, for example.

REFERENCES:
patent: 7679961 (2010-03-01), Lee et al.
patent: 2007/0245068 (2007-10-01), Yero
patent: 2008/0266970 (2008-10-01), Lee et al.
patent: 2009/0052269 (2009-02-01), Moschiano et al.

Affiliated with

Also associated with

Rating

Erase cycle counter usage in a memory device does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Erase cycle counter usage in a memory device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Erase cycle counter usage in a memory device will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4260471