Erase circuit of flash memory device

Details Erase circuit of flash memory device Erase circuit of flash memory device

1997-11-21

1999-08-17

Nguyen, Tan T.

Static information storage and retrieval

Floating gate

Particular biasing

36518529, 36518533, G11C 1600

Patent

active

059403233

ABSTRACT:
This invention relates to an erase circuit of flash memory device comprising an erase verifying block unit outputting a final loop signal when an chip erasing operation is not performed within a predetermined time, a high voltage detection unit outputting a high voltage signal in response to an inverted chip erase signal, a buffer outputting an output enable signal in response to an inverted output enable signal, a control unit outputting a first to third select address signals in response to said final loop signal, inverted high voltage signal and output enable signal, an address counter unit outputting data in response to said first to third select address signals, an output multiplexor outputting one of a sense amp output signal, hardware flag and data read from said address counter unit in response to said first to third select address signals, sense amp control signal and hardware flag signal.

REFERENCES:
patent: 5594689 (1997-01-01), Kato
patent: 5615154 (1997-03-01), Yamada
patent: 5621687 (1997-04-01), Doller

Affiliated with

Also associated with

Rating

Erase circuit of flash memory device does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Erase circuit of flash memory device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Erase circuit of flash memory device will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-321329