Static information storage and retrieval – Floating gate – Particular biasing
Patent
1990-02-20
1991-02-26
Fears, Terrell W.
Static information storage and retrieval
Floating gate
Particular biasing
36518901, 36523001, 357 235, G11C 1300
Patent
active
049966685
ABSTRACT:
EEPROM memories with crosspoint cells using buried source and drain lines plus merged floating gate transistors with floating gate coupling to control gate over the buried line insulator for high packing plus low voltage operation.
REFERENCES:
patent: 4405995 (1983-09-01), Shirai et al.
patent: 4561004 (1985-12-01), Kuo et al.
patent: 4590504 (1986-05-01), Guterman
patent: 4750024 (1988-06-01), Schreck
patent: 4912676 (1990-03-01), Paterson et al.
Paterson James L.
Smayling Michael C.
Comfort James T.
Fears Terrell W.
Sharp Melvin
Stoltz Richard A.
Texas Instruments Incorporated
LandOfFree
Erasable programmable memory does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Erasable programmable memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Erasable programmable memory will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-298098