Facsimile and static presentation processing – Facsimile – Specific signal processing circuitry
Patent
1981-02-18
1982-12-14
Richardson, Robert L.
Facsimile and static presentation processing
Facsimile
Specific signal processing circuitry
358319, H04N 504
Patent
active
043640915
ABSTRACT:
There are provided circuits for removing the equalizing pulses from the video signal. A composite sync signal separated from a video signal is applied to a gate circuit, so that only horizontal sync pulses are extracted. The gate pulse applied to the gate circuit is formed in the following manner. Clock pulses of a frequency 175/4 f.sub.H (f.sub.H : a horizontal scanning frequency and about 15,734 KHz), for example, is frequency-divided into a signal of a frequency 175/256 f.sub.H by a frequency divider. A reset circuit processes the frequency-divided output signal, the delayed sync signal and the inverted composite sync signal to form pulses in synchronism with the horizontal sync pulses. The pulses thus obtained reset the frequency divider. At the same timing of the pulse generation from the reset circuit, a gate pulse generating circuit generates pulses whose pulse widths are longer than the pulse widths of the horizontal pulses, which in turn are applied as the gate pulse to the gate circuit.
REFERENCES:
patent: 3488433 (1970-01-01), Iwai et al.
patent: 3963865 (1976-06-01), Songer
Nagao Nobuya
Ogihara Yutaka
Taguchi Shin-ichiro
Richardson Robert L.
Tokyo Shibaura Denki Kabushiki Kaisha
LandOfFree
Equalizing pulse removal circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Equalizing pulse removal circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Equalizing pulse removal circuit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1203871