Boots – shoes – and leggings
Patent
1984-08-27
1987-09-15
Chin, Gary
Boots, shoes, and leggings
357 41, 357 45, 364491, H01L 2702, H01L 2710, H03H 2100, H04B 300
Patent
active
046944036
ABSTRACT:
A method for equalizing the capacitances of a plurality of circuits in order to compensate for different signal transmission delay times within an LSI circuit. The wiring capacitance of the individual circuits are measured and the maximum capacitance value in a circuit group is determined. An equalizing capacitance pattern, which has a capacitance corresponding to the difference between the maximum capacitance value and the capacitance value of an individual circuit, is applied to each individual circuit.
REFERENCES:
patent: 3638202 (1972-01-01), Schroeder
patent: 4377849 (1983-03-01), Finger et al.
Trimberger, Stephen, "Automating Chip Layout", IEEE Spectrum, Jun. 1981, vol. 19, No. 6, pp. 38-45.
Daniel et al., "CAD Systems for IC Design", IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems, vol. CAD-1, No. 1, Jan. 1982, pp. 2-12.
"IEEE Transactions on Mircrowave Theory and Techniques", Dec. 1966, vol. MTT-14, pp. 696.varies.698.
IBM Journal of Research and Development, vol. 25, No. 3, May, 1981 "Bipolar Circuit Design for a 5000-Circuit VLSI Gate Array" A. H. Dansky.
"Philo--A VLSI Design System", pp. 163-169, M. Jenkins et al 19th Design Automation Conference, 1982.
Chin Gary
Juffernbruch Daniel W.
NEC Corporation
LandOfFree
Equalized capacitance wiring method for LSI circuits does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Equalized capacitance wiring method for LSI circuits, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Equalized capacitance wiring method for LSI circuits will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1389723