Static information storage and retrieval – Magnetic bubbles – Guide structure
Patent
1990-06-01
1993-12-28
Gossage, Glenn
Static information storage and retrieval
Magnetic bubbles
Guide structure
365185, 365201, 36518905, 364DIG2, 371 214, 371 211, G06F 1200, G11C 1606, G11C 2900
Patent
active
052747786
ABSTRACT:
An EPROM register is programmed in a manner substantially similar to the manner used to program a main EPROM array contained on the same integrated circuit. Data in the main EPROM array must be read out by applying appropriate address and output enable signals. The EPROM register allows the data stored therein to be available at all times by providing a full-time static output signal. The register includes a static evaluation circuit for determining the data stored in the register, a precharge keeper circuit for providing a pseudo-static evaluation of the data, as well as providing a periodic refresh of the sense node during pseudo-static evaluation, and a margin test circuit for testing the threshold voltage of the register, as well as actual or relative shifts in the threshold voltage. The EPROM register serves as a nonvolatile memory which can be written to store configuration information for an integrated circuit.
REFERENCES:
patent: 4635231 (1987-01-01), Mori et al.
patent: 4713792 (1987-12-01), Hartmann et al.
patent: 4745581 (1988-05-01), Sato et al.
patent: 4794558 (1988-12-01), Thompson
patent: 4797652 (1989-01-01), Hall
patent: 4908796 (1990-03-01), Lee et al.
"High-Voltage Regulation and Process Considerations for High-Density 5 V-Only E.sup.2 PROM's", by Duane H. Oto, Vinod K. Dham, Keith H. Gudger, Michael J. Reitsma, Geoffrey S. Gongwer, Yaw Wen Hu, Jay F. Olund, H. Stanley Jones, Jr., and Sidney K. Nieh, IEEE Journal of Solid-State Circuits, vol. SC-18, No. 5, Oct. 1983, pp. 532-537.
"EPROM-based Logic Chip Opens its Gates to All Flip-Flop Types, Clocks," by Robert Hartman and Sau-Ching Wong, Electronic Design, Jul. 11, 1985, pp. 109-118.
"A 9-Nanosecond, Low-Standby-Power CMOS PLD with a Single-Poly EPROM Cell," by S. Frake, M. Knecht, P. Cacharelis, M. Hart, M. Manley, R. Zeman, IEEE Intl. Sol. St. Ccts. Conf., Feb. 1989.
"Novel Circuit Techniques for Zero-Power 25-ns CMOS Erasable Programmable Logic Devices (EPLD's)" by Sau-Ching Wong, Hock-Chuen So, Chuan-Yung Hung, and Jung-Hsing Ou, Oct. 1986, IEEE Journal of Solid-State Circuits, vol. SC-21, No. 5, pp. 766-744.
"A 90ns 4Mb CMOS EPROM, " by George Canepa, Hernan Castro, Peter Hazen, Sandy Lee, Mark Holer, Sherif Sweha, and R. K. Wallace, IEEE International Solid-State Circuits Conference, Feb. 18, 1988, pp. 120-121, 323.
"A 16K E.sup.2 PROM Employing New Array Architecture and Designed-In Reliability Features," by Gioria Yaron, S. Jayasimha Prasad, Marsk S. Eble, and Bruce M. K. Leong, Oct. 1982, IEEE Journal of Solid-State Circuits, vol. SC-17, No. 5, pp. 833-839.
"16-K EE-PROM Relies on Tunneling for Byte-Eraseable Program Storage," by W. S. Johnson, G. L. Kuhn, A. L. Renninger, and G. Perlegos, Electronics, Feb. 28, 1980, p. 113-117.
"Reliability Aspects of a Floating Gate E.sup.2 PROM," by Bruce Euzent, Nick Boruta, Jimmy Lee and Ching Jeng (1981), IEEE Proc. IRPS, pp. 11-16.
"A 19-ns 250 mW CMOS Erasable Programmable Logic Device," by Jagdish Pathak, Hal Kurkowski, Robert Pugh, Ritu Shrivasstave and Frederick B. Jenne, Oct. 1986, IEEE Journal of Solid-State Circuits, vol. SC-21, No. 5, pp. 775-783.
Caserza Steven F.
Gossage Glenn
National Semiconductor Corporation
LandOfFree
EPROM register providing a full time static output signal does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with EPROM register providing a full time static output signal, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and EPROM register providing a full time static output signal will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1550591