Metal treatment – Process of modifying or maintaining internal physical... – Chemical-heat removing or burning of metal
Patent
1976-10-01
1978-08-08
Dean, R.
Metal treatment
Process of modifying or maintaining internal physical...
Chemical-heat removing or burning of metal
29571, 29577R, 29580, 148187, 156647, 156648, 156662, 307238, 357 23, 357 41, 357 51, 357 55, 357 45, 365182, H01L 21467, H01L 2704, H01L 2978
Patent
active
041054750
ABSTRACT:
A semiconductor read/write memory comprised of an array of cells, each having a single active element that is a IGFET device formed in a recess with one source or drain region located directly above and its other source or drain region located within a buried storage capacitor. The gate of each device is connected to an address line in the array, and transverse diffused bit lines interconnect the drains of the devices in aligned and spaced apart cells. Voltage applied via an address line activates a gate to charge its buried capacitor and store a signal when its connected bit line is also activated. Readout of stored charges is controlled by the address line through the connected bit line in the conventional manner. A memory device with an array of such single element cells can be fabricated by forming an array of N-type buried layer diffusions in a P substrate, depositing an epitaxial layer of lightly doped P material that extends above the buried layer diffusions, forming a relatively thin diffusion of N material spaced directly above the buried layer, forming a recess that passes through the thin N layer and the epitaxial layer into the thicker buried N layer, and thereafter forming a gate within the recess.
REFERENCES:
patent: 3412297 (1968-11-01), Amlinger
patent: 3518509 (1970-06-01), Cullis
patent: 3533089 (1970-10-01), Wahlstrom
patent: 3740732 (1973-06-01), Frandon
patent: 3798514 (1974-03-01), Hayashi et al.
patent: 3893146 (1975-07-01), Heeren
patent: 3893155 (1975-07-01), Ogive
patent: 3924265 (1975-12-01), Rodgers
Anantha et al., "Single FET Memory Cell with Buried Extended Source", I.B.M. Tech. Discl. Bull., vol. 16, No. 8, Jan. 1974, pp. 2708-2709.
Magdo et al., "High-Speed Epitaxial Field-Effect Devices", I.B.M. Tech. Discl. Bull. vol. 14, No. 3, Aug. 1971, p. 751.
Rodgers et al., "VMOS: High-Speed TTL --MOS Logic," IEEE J. Solid-State Circuits, vol. SC-9, No. 5, Oct. 1974, pp. 239-250.
Tarvi et al., "Diffusion Self-Aligned Most -- Transistor", Vurtrag 2VM 4, Mikroelektronik-Kongress, Munich, 9-11, Nov. 1970, pp. 102-128.
American Microsystems, Inc.
Dean R.
Saba W. G.
LandOfFree
Epitaxial method of fabricating single IGFET memory cell with bu does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Epitaxial method of fabricating single IGFET memory cell with bu, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Epitaxial method of fabricating single IGFET memory cell with bu will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-917280