Ensuring write ordering under writeback cache error conditions

Details Ensuring write ordering under writeback cache error conditions Ensuring write ordering under writeback cache error conditions

1992-07-15

1994-09-13

Beausoliel, Jr., Robert W.

Excavating

395425, 371 101, 371 401, G06F 1100

Patent

active

053476484

ABSTRACT:
Writeback transactions from a processor and cache are fed to a main memory through a writeback queue, and non-writeback transactions from the processor and cache are fed to the main memory through a non-writeback queue. When a cache error is detected, an error transition mode (ETM) is entered that provides limited use of the data in the cache; a read or write request for data not owned in the cache is made to the main memory instead of the cache, even when the data is valid in the cache, although owned data is read from the cache. In ETM, when the processor makes a first write request to data not owned in the cache followed by a second write request to data owned in the cache, write data of the first write request is prevented from being received by the main memory after write data of the second request while permitting writeback of the data owned by the cache. Preferably this is done by sending the write requests from the processor through the non-writeback queue, and when a write request accesses data in a block of data owned by the cache, disowning the block of data in the cache and writing the disowned block of data back to the main memory.

REFERENCES:
patent: 4464717 (1984-08-01), Keeley et al.
patent: 4654819 (1987-03-01), Stiffler et al.
patent: 4831622 (1989-05-01), Porter et al.
patent: 4851993 (1989-07-01), Chen et al.
patent: 4901228 (1990-02-01), Kodama
patent: 5065354 (1991-11-01), Jons et al.
patent: 5072369 (1991-12-01), Theus et al.
patent: 5155843 (1992-11-01), Stamm et al.

Affiliated with

Also associated with

Rating

Ensuring write ordering under writeback cache error conditions does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Ensuring write ordering under writeback cache error conditions, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Ensuring write ordering under writeback cache error conditions will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1127131