1990-06-25
1992-01-28
Atkinson, Charles E.
Excavating
371 224, 371 251, G01R 3128
Patent
active
050848747
ABSTRACT:
A test cell (12) provides boundary scan testing in an integrated circuit (10). The test cell (12) comprises two memories, a flip-flop (24) and a latch (26), for storing test data. A first multiplexer (22) selectively connects one of a plurality of inputs to the flip-flop (24). The input of the latch (26) is connected to output of the flip-flop (24). The output of the latch (26) is connected to one input of a multiplexer (28), the second input to the multiplexer (28) being a data input (DIN) signal. A control bus (17) is provided for controlling the multiplexers (22, 28), flip-flop (24) and latch (26). The test cell allows input data to be observed and output data to be controlled simultaneously.
REFERENCES:
patent: 4498172 (1985-02-01), Bhavsar
patent: 4513418 (1985-04-01), Bardell, Jr. et al.
patent: 4519078 (1985-05-01), Komonytsky
patent: 4594711 (1986-06-01), Thatte
patent: 4598401 (1986-07-01), Whelan
patent: 4701916 (1987-10-01), Naven et al.
patent: 4764926 (1988-08-01), Knight et al.
patent: 4872169 (1989-10-01), Whetsel, Jr.
patent: 4875003 (1989-10-01), Burke
patent: 4912709 (1990-03-01), Teske et al.
patent: 4945536 (1990-07-01), Hancu
Whetsel, A Standard Test Bus and Boundary Scan Architecture, TI Technical Journal, Jul.-Aug. 1988, pp. 48-59.
Bhavsar et al., Self-Testing by Polynomial Division, Digest of Papers-1981 Intl. Test Conference, IEEE, pp. 208-216.
Atkinson Charles E.
Barndt B. Peter
Comfort James T.
Sharp Melvin
Texas Instruments Incorporated
LandOfFree
Enhanced test circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Enhanced test circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Enhanced test circuit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1865454