Enhanced performance memory systems and methods

Details Enhanced performance memory systems and methods Enhanced performance memory systems and methods

2011-06-21

2011-06-21

Dinh, Son T (Department: 2824)

Static information storage and retrieval

Interconnection arrangements

C365S230050, C365S148000

Reexamination Certificate

active

07965532

ABSTRACT:
Digital memory devices and systems, including memory systems and methods for operating such memory systems are disclosed. In the embodiments, a memory system may include a processor and a memory controller communicatively coupled to the processor. A memory bus communicates with at least two memory units through the memory bus. At least one divider unit may be interposed between the memory bus and the at least two memory units that is configured to approximately equally divide levels of received signals while matching an impedance of the memory bus to an impedance of the memory units.

REFERENCES:
patent: 5825162 (1998-10-01), Kida et al.
patent: 6493394 (2002-12-01), Tamura et al.
patent: 7167945 (2007-01-01), Feldstein et al.
patent: 2002/0084458 (2002-07-01), Halbert et al.
patent: 0046408 (1982-02-01), None
patent: 0254473 (1988-01-01), None

Affiliated with

Also associated with

Rating

Enhanced performance memory systems and methods does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Enhanced performance memory systems and methods, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Enhanced performance memory systems and methods will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2693545