Static information storage and retrieval – Addressing
Patent
1995-05-31
1997-08-12
Nelms, David C.
Static information storage and retrieval
Addressing
36523003, 36523005, G11C 700
Patent
active
056572875
ABSTRACT:
A memory device includes an array of randomly addressable registers. Blocks of the addressable registers are addressable by an address for block writing during a block write cycle. The blocks are of the size n, wherein n is the number of bits per plane of memory being written during the block write cycle. The device further includes a sequential counter for incrementing the address by n during burst mode when a block write is performed during a block write cycle to address a next addressable register of the array of randomly addressable registers.
REFERENCES:
patent: 4152780 (1979-05-01), Eberlin
patent: 4599709 (1986-07-01), Clemons
patent: 4809156 (1989-02-01), Taber
patent: 4873671 (1989-10-01), Kowshik et al.
patent: 5126975 (1992-06-01), Handy et al.
patent: 5179372 (1993-01-01), West et al.
patent: 5235545 (1993-08-01), McLaury
patent: 5239509 (1993-08-01), Ikawa et al.
patent: 5253213 (1993-10-01), Matsumura et al.
patent: 5282177 (1994-01-01), McLaury
patent: 5287324 (1994-02-01), Nagashima
patent: 5313433 (1994-05-01), Waller
patent: 5367495 (1994-11-01), Ishikawa
patent: 5406527 (1995-04-01), Honma
patent: 5444660 (1995-08-01), Yamanaka et al.
McLaury Loren L.
Morgan Donald M.
Micro)n Technology, Inc.
Nelms David C.
Tran Michael T.
LandOfFree
Enhanced multiple block writes to adjacent blocks of memory usin does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Enhanced multiple block writes to adjacent blocks of memory usin, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Enhanced multiple block writes to adjacent blocks of memory usin will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-165987