Electrical computers: arithmetic processing and calculating – Electrical digital calculating computer – Particular function performed
Patent
1996-12-20
1999-12-21
Moise, Emmanuel L.
Electrical computers: arithmetic processing and calculating
Electrical digital calculating computer
Particular function performed
708405, G06F 1500
Patent
active
060062452
ABSTRACT:
An apparatus and a method perform an N-point Fast Fourier Transform (FFT) on first and second arrays having real and imaginary input values using a processor with a multimedia extension unit (MEU), wherein N is a power of two. The invention repetitively sub-divides the N-point Fourier Transform into N/2-point Fourier Transforms until only a 2-point Fourier Transform remains. Next, it vector processes the 2-point Fourier Transform using the MEU and cumulates the results of the 2-point Fourier Transforms from each of the sub-divided N/2 Fourier Transforms to generate the result of the N-point Fourier Transform.
REFERENCES:
patent: 4831440 (1989-05-01), Borgers et al.
patent: 4831574 (1989-05-01), Duhamel
patent: 5020014 (1991-05-01), Miller et al.
patent: 5175701 (1992-12-01), Newman et al.
patent: 5349549 (1994-09-01), Tsutsui
patent: 5408425 (1995-04-01), Hou
patent: 5627956 (1997-05-01), Dao et al.
patent: 5636153 (1997-06-01), Ikegaya et al.
patent: 5694345 (1997-12-01), Peterson
Implementation of Fast Fourier Transforms on Motorola's Digital Signal Processors, Motorola, Inc. (1993), pp. 3-1-4-33.
The Fast Fourier Transform, McGraw Hill (1993), pp. 27-54.
Kohn, L., et al., The Visual Instruction Set(VIS) in Ultra SPARC.TM., IEEE (1995), pp. 482-489.
Lee, Ruby B., Realtime MPEG Video via Software Decompression on a PA-RISC Processor, IEEE (1995), pp. 186-192.
Zhou, et al., MPEG Video Decoding with the UltraSPARC Visual Instruction Set, IEEE (1995), pp. 470-474.
Papamichalis, Panos, An Implementation of FFT, DCT, and other Transforms on the TMS320C30, (1990), pp. 53-119.
Gwennap, Linely, UtraSparc Adds Multimedia Instructions, Microprocessor Report, Dec. 5, 1994, pp. 16-18.
Goslin, Gregory Ray, Implement DSP functions in FPGAs to reduce cost and boost performance, EDN, Oct. 10, 1996, pp. 155-164.
Programmers's Reference Manual, Intel Architecture MMX.TM.Technology, Chapters 2-5, Intel Corp., printed Sep. 26, 1996.
Compaq Computer Corporation
Moise Emmanuel L.
LandOfFree
Enhanced fast fourier transform technique on vector processor wi does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Enhanced fast fourier transform technique on vector processor wi, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Enhanced fast fourier transform technique on vector processor wi will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-516219